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Abstract. This paper presents a symbolic description of the
design process of the switch transistors for the cross-coupled
charge pump applications. Discrete-time analog circuits are
usually designed by the numerical algorithms in the profes-
sional simulator software which can be an extremely time-
consuming process in contrast to described analytical proce-
dure. The significant part of the pumping losses is caused by
the reverse current through the switch transistors due to the
continuous-time voltage change on the main capacitors. The
design process is based on the analytical expression of the
time response characteristics of the pump stage as an analog
systemwith using BSIMmodel equations. Themain benefit of
the article is the analytical transistors sizing formula so that
the maximum voltage gain is achieved. The diode transistor
is dimensioned for the pump requirements, as the maximal
pump output ripple voltage, current, etc. The characteristics
of the proposed circuit have been verified by simulation in
ELDO Spice. Results are valid for N-stage charge pump and
also applicable for other model equations as PSP, EKV.
Keywords
Time response characteristics, reverse current, cross-
coupled charge pump, BSIM model, high-voltage
1. Introduction
Charge pumps are switched-capacitor circuits that trans-
port charge between main capacitors to create a higher output
voltage. They are used to supply low-power circuits that re-
quire relatively high input voltage, for example, EEPROM
memories.
The advanced architectures of the modern integrated
two–phase charge pump are based on the elimination of the
threshold voltage of the active components (Dickson charge
pump [1]), that decreases all node voltages. The static charge
pumps [2–4] realize the charge transport through the switch
transistors, which are controlled by the output voltage from
the next stage as is shown in Fig. 1. When the logic levels
of the two-phase clock signal are φ = 0 (low) and φ̄ = VDD
(high) and assuming the correct function of the charge pump,
Fig. 1. Reverse current through the switch transistor in the cross-
coupled charge pump.
then switch transistor MS1 is fully ON, node voltages Vi−1
and Vi+1 are pumped up to 2VDD and 3VDD respectively, and
main capacitor connected to node i is charged to 2VDD. The
voltage drop between two nodes is theoretically determined
by the saturation voltage of the switch (MOSFET) at the
end of the charge transport. Conversely, when φ = VDD
and φ̄ = 0, MS1 must be OFF [4], so that capacitor con-
nected to node i can be pumped up to 2VDD and forward
charge transport between nodes i and i + 1 can be real-
ized. The problem of the reverse current occurs at the same
time (φ = VDD and φ̄ = 0) because the voltage difference
vinv−vi−1 may be higher than threshold voltageVTHMS1 . Now,
the MOSFET electrodes Drain and Source are mutually ex-
changed and MS1 is not OFF in spite of the expectation.
The discharge–reverse current iR, which flows through
the switch is undesirable because it decreases the pump
voltage gain. The reverse current of the diode transistor
is practically zero. The cross–coupled charge pump con-
tains the inverter that controls the switch at the time intervals
defined by the clock signal. This topology allows achiev-
ing higher efficiency compared with the static charge pump.
However, the problem of reverse current still exists [4], [5].
Simulation results show a strong dependence of the
pump voltage gain on the strength of the switch transistor(s).
Design of discrete-time analog circuits including charge
pump circuits represent the fundamental problem, which re-
lates to the solution of the part steps of the design algorithm.
The following three key steps are necessary for a success-
ful design: circuit model, simulation and evaluation of the
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simulation results. Only transient analyses are allowable.
It is a fundamental difference of approach compared to ana-
log circuits [5]. The experimental part including simulation
of real properties of the cross-coupled charge pump [5] and
their comparison with other architectures (Dickson charge
pump, a static charge pump) has been done [1–4], [6], [7].
However, a design process of the circuit has not been known
yet. General description methods of discrete-time analog
circuits have been published in many books and research
papers [5], [8], [9]. Well-known description methods are in-
sufficient because they do not consider the relevant properties
(nonidealized structure), that are typical for the behavior of
the charge pumps. Optimization is usually circuitous process
due to many iterations to achieve of the required parameters
(static, dynamic). The different access to solve this task will
be offered in this article. The symbolic description of the
design process of the cross-coupled charge pump stage as an
analog block for high-voltage application will be discussed
to find an analytical expression for width and length of the
diode and switch transistors so that the voltage gain of the
N-stage pump will be maximal. The pump elements (switch,
diode, capacitors,..) usually have same parameters at all
pump stages. Long channel MOSFET is provided due to
high bias voltages (drain-source) in the circuit. Sizing of the
switch transistor will be designed so that the reverse current
will be suppressed. Sizing of the diode transistor is related to
the optimization of pump parameters such as maximation of
the load current, minimalization of the output ripple voltage.
The DC characteristics of the pump stage will be firstly
found. Because the transistors are operating in strong inver-
sion region, the simplified BSIM model [10] can be used for
this purpose. The main part contains an analytical descrip-
tion of the time response characteristics, which are applied
in the real circuit. The switch transistors ratio Ws/Ls is set,
so that their equivalent resistance value is a compromise be-
tween the charge/forward and discharge/reverse current. The
ratio is calculated for the worst case of bias voltages because
this resistance is nonlinear. The equivalent diode resistance
is determined by the change of the pump output voltage. The
derived formulas are verified by simulation in ELDO Spice.
The effort is to find mentioned solution without using the
numerical optimization procedure. The created model in-
cluding the dominant real properties points to an alternative
way to N-stages charge pump draft (static, dynamic parame-
ters). The strong inversion operating region of the MOSFET
is expected, in which the behavior of the MOSFET mod-
els is correct [11] compared with the real measured curves
(BSIM, EKV, PSP, etc.) in the specified technology process.
2. The Static Model of the Pump Stage
One stage of the cross-coupled charge pump is
shown in Fig. 2. The drain current of the each MOS-
FETs is controlled by the input voltage Vin. Adjustable
DC source voltage is used for analysis instead of the
main capacitor in real circuits. All other DC volt-
ages in the diagram are referenced to the ground.
Fig. 2. Diagram of the cross-coupled charge pump stage.
Fig. 3. The voltage transfer characteristics of the CMOS inverter
for long channel MOSFET and its linearization.
It is supposed that all transistors are operating in
strong inversion region. Hence, the power supply range
of the inverter must be adequately high to turn on both
of the transistors MNi and MPi in the interval Vin ∈
〈VIL,VIH〉, see Fig. 3. Pump voltage gain of two stages
labeled Gv = V1 − V2, must be greater than the sum of
the threshold voltages of these transistors, labeled VTHMNi ,
VTHMPi . The switch transistor must be ON, when the out-
put inverter is at a high logic level, i.e. vinv = V1,
VTHMsi < Gv > VTHMNi + VTHMPi  . (1)
The output voltage of the inverter Vinv = f(Vin) is set-
ting the drain current of the switch transistor MSi, labeled IS.
The CMOS inverter voltage transfer characteristic [12–14]
is derived based on the fact that the drain current of both
MOSFETs must be equal for each of the operating regions.
The complex expression of the voltage transfer charac-
teristics is not necessary for the practical results. Consider-
ing the electrical field in structure is much less than critical





where Leff is the effective channel length [10], [12], Vmax is
the maximal bias voltage (drain-source, gate-source), µeff is
effective mobility and vsat is the saturation velocity [10].
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Then, the transfer part of the characteristics is well lin-
earized, as it is shown in Fig. 3. Input voltages between
the limit values VIL and VIH do not define the valid output
logic level [12]. Inverter cross current Icross is the maximal
in the switching point whenVIN = Vinv [12]. Analytical equa-
tion of VSP is derived in [5]. Now, an analytical estimation of




V1, Vin ≤ VIL,
V1−V2
VIL−VIH
(VIN − VIL) + V1, VIH > Vin > VIL,
V2, Vin ≥ VIH.
(3)
The slope of the transition part is determined by
the Early voltage of MOSFETs, VADIBL, which is pro-
portional to the voltage VGS and relationship only con-
tains the model parameters of PDIBLC2 and PDIBLCB
[10]. So that, difference VIH − VIL is very small,
VIL → VSP, VIH → VSP and the wide of the tran-
sition part is negligibly small (zero in the ideal case).
The voltage on the capacitor is changing continuously
from 0 to the supply voltage V2 in the passive time interval
and the voltage at the terminal "IN" may be theoretically dou-
bled in the active interval of the clock signal, i.e. VIN = 2V2.
Thus, the drain current IS through the switch transistor MSi
(and its orientation) will be analyzed in the interval of the
input voltage Vin ∈ 〈0,V1〉 (the D,S pins of the switch tran-
sistor are not distinguished in the scheme). The direction of
the forward–"charging" current (that is required) matches the
orientation in the scheme. The control voltages configuration
for the setting both the forward (ISF ) and reverse current of
the drain (ISR ) of the MSi transistor are shown in Tab 1.
Parameter Value
IS > 0 ≤ 0
Vin Vin ∈ 〈0,V2) Vin ∈ 〈V2,V1〉
VDSMSi V2 − Vin Vin − V2
VGSMSi Vinv − Vin = V1 − Vin Vinv(Vin) − V2
VSBMSi Vin − VBN V2 − VBN
Tab. 1. MSi transistor control voltages configuration for the set-
ting of IS.
Respecting the condition (1), transistor MSi is always ON in
the interval Vin ∈ 〈0,V2). The bulk both of the MNi and MSi
transistors is connected to the same bias voltage VBN (usu-
ally to the ground) and VSBMSi ≤ VSBMNi , then VTHMSi (VSB) ≤
VTHMNi (VSB) in the same technology process. Moreover, this
transistor is operating in the triode region, as it is shown
bellow. In this case, the condition VDS < VDSsat is valid,





Substituting the specific values from Tab. 1 into
the VDSsat expression, following inequality is obtained:
V2 <
V1 − Vin − VTHMSi (Vin,VBN)
AbulkMsi (V1,Vin,VBN)
+ Vin. (5)
Fig. 4. Reverse current of the switch transistor vs. input voltage.
Expression on the right hand sight of (5) must
also satisfy the condition (1). Considering the worst
case of the threshold voltage, VTHMSi = VTHMNi , then






︸           ︷︷           ︸
≤0
(V1 − VTHMsi − Vin). (6)
Saturation voltage VDSsat can be approximated by the
function VGS − VTH near the point VGS = VTH (long chan-
nel MOSFET is provided). However, real saturation volt-
age is greater than function expressed in (4) for higher
voltage VGS, VDSsat > VGS − VTH, i.e. Abulk < 1, for
VGS  VTH. Subsequently, the inequality (6) is always true.
The drain current direction is changed, and it is con-
trolled by the constant gate-source voltage V1 − V2, while
V2 < Vin ≤ VIL. The gate-source voltage decreasing quickly
in the interval 〈VIL,VIH〉, while a change of the drain-source
voltage is negligible. Hence, the drain current achieves the
maximal value at pointVIL and transistor is abruptly switched
off after exceeding the switching point. Neglecting the tran-
sition part of the inverter transfer characteristic, drain cur-
rent can be considered the constant in the interval Vin ∈




IDS0F, Vin ∈ 〈0,V2) ,
ISR, Vin ∈ (V2,VSP〉 ,
0, Vin ∈ (VSP,V1〉 .
(7)
Current ISR is calculated on the basis of the two
following cases:














• if VIL ≤ V2 + VDSsatMSi , then
ISR (Vin) ≈
{
IDS0R, Vin ∈ (V2,VIL〉
IDS0R |VGS=V1−V2,VDS=VIL−V2, Vin ∈ (VIL,VSP〉 ,
(9)
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where IDS0 is the drain current in triode region and IDsat0
is the drain current in saturation region at VDS = VDSsat .
The reverse current waveform for the both cases is shown
in Fig. 4. The source-bulk voltage is the parameter.
The drain current of the MDi transistor is zero in the re-











3. Time Response Characteristics
Step response is a typical characteristic situation in the
switched-capacitor circuits. Step response characteristics of
the circuits are shown in Fig. 6 and 8. The time-varying volt-
age on the main capacitor to the clock signal will be found
for both the forward and reverse configuration to determining
pumping losses. The extreme values of the bias voltage have
been chosen for the following optimization process. The
time domain method must be used for the calculation due
to the nonlinearity behavior of this system. It is also neces-
sary to define the next conditions for the analysis process:
• parasitic capacitances are negligibly small compared
with the main pumping capacitors, Cs  Ci.
• rise time and fall time delay of the clock signal and prop-
agation delays of the inverter are very short compared
to the charge/discharge time of the main capacitors.
• leakage currents of all the components are neglected.
• settling time of the switches is zero.
The main capacitor is charged, when the gate of the switch
transistor is connected to high output voltage level of the
inverter Vinv = "H" = V1, the drain is connected to
the input stage voltage V2 and the main capacitor is con-
nected to ground. This situation is shown in Fig. 5.
When the switches S1, S2 and S3 are ON at t = 0, the
current flowing through the capacitors icF is supplied both of
the transistor until the capacitor voltage does not exceed the




is(t) + id(t), for 0 < t ≤ t0F,
is(t), for t > t0F,
0, otherwise.
(11)
Fig. 5. Configuration for the charge of the main capacitor.
Fig. 6. Time response characteristics of the circuit from Fig. 5.
The voltage on the capacitor is equal toV2 in steady state
and the particular value of the voltageV0F can be derived from
V0F = V2 − VTHMDi (vSB) (12)
where source-bias voltage is equal to vcF (VBN = 0).
Dependence of the threshold voltage on the VSB volt-
age (body effect [10], [12], [13], [15]) is given by
VTH = VTH0 + K1ox
√
φs − VBS − K1
√
φs − K2oxVBS (13)
where VTH0 is threshold voltage at zero bias voltages,
φs is the surface potential and K1, K2 are body ef-
fect coefficients (model parameters). Combining (12)
and (13), the instantaneous value of the voltage in which
the transistor MDi will be OFF, is calculated from
V0F =
























Substituting the voltage vcF in the static model
for Vin and using equations for the drain current
[10], [12], [13], [15], time response characteristic is
found by the solving of following differential equation∫
C
icF
dvc = t + IC (15)
with the initial condition vc(t0) = vc0 for each of the
intervals, as it is shown in (11). The drain current






consequently, the analytical solution would be unreasonably
complicated for practical design. Thus, the estimation is done
providing the constant nested functions vTH,Abulk and µeff
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according this criteria: When t ≤ t0F , the voltage vcF
change in time is approximately same as at the beginning
of the transient process. Contrariwise, when t > t0F and
iD = 0 the characteristic curve is approximated by the nested
function values which would acquire in the steady state.
The same principle is also used for the reverse config-
uration, as it is shown in Fig. 7. Bias voltages are listed in
Tab. 2.
Condition Index of NF. Vin[V]
MDi MSi MDi MSi
is > 0 t < t0F D0 S0 vcF (0+) vcF (0+)
t ≥ t0F X S X V2
is < 0 t < t0R X SR X vcR (0+)
t ≥ t0R X S X V2
Tab. 2. Bias voltages of the nested functions (NF) VTH, Abulk
and ueff.
Therefore, solving of (15) can be only found by inte-
grating the voltage square [vgs(t) − VTH]2, eventually vds(t)
and v2ds(t) for triode region. The time-varying voltage vCF for
























, for t ≥ t0F,
(16)
where L is channel length and coxe is electrical oxide ca-
pacitance. Integration constants, labeled IC1 and IC2, are
generally calculated from the initial conditions that are sub-































, ICF1 = IC1 |vc0=VCF (0+),
for 0 < t < t0 and ICF2 = IC2 |t0=t0F,vc0=VCF (0+), for t ≥
t0.
Using the voltageV0F in (18), the initial time t0F is given
by
t0F = ICF1 |vc0=V0F − ICF1 |vc0=VCF (0+), VCF (0+) < V0F . (19)
Fig. 7. Configuration for the discharge of the main capacitor
Fig. 8. Time response characteristics of the circuit from Fig. 7.
Coefficients C1,C2,C3,C4 and C5 are calculated
from:
C1 = −AbulkD0 µeffS0WMS,
C2 = −C1(V1 − V2 − VTHS0 )
2 − C3,
C3 = µeffS0WMD (2V1 − 2V2 − AbulkS0VTHS0 ),
C4 = −C1(AbulkS0V2 − V1 − V2 + VTHS0 ) − C5,
C5 = µeffD0WMD (V2 − VTHD0 ),





Discharge of the main capacitor is shown in Fig. 7. The
CMOS inverter is modeled by the voltage source BV con-
trolled by the time-varying voltage vcR. The switch transistor
is ON after the switches S1, S2, S3 are closed at t = 0 and the
capacitor Ci was charged on the value in the interval of the
voltages vCR (0) ∈ (V2,VSP).
The initial condition vCR (0) ∈ (VIL,VSP) will be consid-
ered to a complete description of time response character-
istics. Then, the main capacitor is firstly discharged by the
constant current IS until the voltage of BV achievesV1 at time




ISR, for 0 < t ≤ t0R
is(t), for t ≥ t0R .
(20)
Value of the constant current ISR for Vin = vcR (0+) fol-
lows from the staticmodel, parameters for is(t) arementioned
in Tab. 2 (index SR).
The default differential equation for each of the time




vCR (0), for t ≤ 0,
−
ISR














, for t > t0R .
(21)
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Because the voltages are equal to V2 in steady state for
both the configurations, the coefficients in the exponential
functions are also the same. The integration constant ICR
can be easily expressed as
ICR = IC2 |vc0=VCR (0),t0=t0R (22)







vCR (0) − VIL
]
, for VSP ≥ vCR (0) > VIL.
0, otherwise.
(23)
4. Minimization of the Pumping Losses
The sizing of the switch transistor will be discussed in
this part. The main criterion of the optimal pump design
is based on the maximum voltage gain at the end of each
phase of the clock signal, as it is shown in Fig. 9. Sizing of
the switch transistor MSi can be set, so that the voltage gain
is greater than 2V2, better Vmax at point T/2. The transis-
tor length is determined from condition (2) and the width is
determined based on the following condition:
max{VCF (WMS) + VCR (WMS)}|t=T/2,t>t0 . (24)
The optimal width WMSopt will be searched while using
the limit initial conditions to satisfy the worst case that can
be taken into account in the real circuit. Using the condition







vCF (0+) = 0, vCR (0+) = VSP, (25)
and it is giving desired value of the width at the known clock
frequency. However, the optimal point can be estimated even
in a simpler way. Both the time response characteristics
vCF (t) and vCR (t) in the intervals t > t0F and t > t0R are com-
pared to each other via its linearization in the initial time, as
it is shown in Fig. 10.
Fig. 9. Time response characteristic for the pumping losses min-
imization.
Fig. 10. Linearization of the time response characteristics.
Providing the linear change voltage as in the initial time, the
transient process would be terminated at time τ. This param-
eter is equivalent to the time constant, but it is a function of
the bias voltages (is not constant), unlike the first order linear
systems. It is derived from the first order Taylor approxima-
tion,
τ(v) =
vC∞ − vc |t=t0
v̇c |t=t0
. (26)
If the capacitor is charged from the initial value vc(t0)
to value in the steady state vc∞ , then the voltage on the ca-





t = kτ. Parameters 1 > α > 0 and k ≥ 0 are multiple con-
stants. The specific values of α and k parameters calculated
for exponential function of vCR (t), are shown in Tab. 3.
k 0.75 0.9 1 1.5 2 3 5
α 0.5 0.6 0.63 0.76 0.84 0.93 0.98
Tab. 3. Relationship between parameters k and α calculated
from (16).
The increase of the pump stage voltage must not fall
bellow the value ∆Vmax ≥ V2 during half of the period, as it
is shown in Fig. 7. Discharge time through the parameter τR
primarily determines the amount of the pumping losses and
τR > τF , thus
{∆vCF + ∆vCR ≈ V2}|t=k ·τR+t0F=T/2. (27)





Parameter τR can be calculated from (26), however it is





Using the condition (27) and respecting the time value
t0F from (19), in which the MDi transistor is OFF, then the




















































− V1 + VTHSR,





Parameter k is selected from Tab. 3 based on the pa-






In case the multiple of the time constant satisfies the





5. Sizing of the "Diode" Transistor
Analysis results show that dynamic properties are not
practically dependent on the sizing of the transistor MDi in
the wide range of the ratio W/L. It only needs to be ade-
quately dimensioned for the pump output load current iL in
steady state. After the clock signal φ̄ goes to H logic level
(corresponds toVDD), the output voltage starts from the initial
value Vout,av − Vr/2 and can theoretically achieve the maxi-
mum valueVout,max duringT/2. Vout,av is the required average
value of the output voltage and Vr is the peak value of the rip-
ple voltage. The situation is shown in Fig. 11. The transistor
MDN+1 is on in the active interval of the clock signal.
Time response characteristics will be firstly determined.
Providing the capacitive character of the load impedance, the
state description of the voltage on the capacitor vout,av(t) is
in an accordance to (15) (RL → ∞).
Fig. 11. The last stage of the charge pump and waveform of the
output voltage in the steady state.
Fig. 12. Time response characteristics of the diode transistor.
The step response characteristics of the circuit in Fig. 12
after closed S at t=0, when the capacitor is charged from the




vc0, for t ≤ 0,






, for t > 0. (32)
The maximal output voltage value vc∞ is equal to V0F








The increase of voltage αD at time expressed as the multiples
k of the τD parameter, vc |t=kτD = αD(vc∞ − vc0 ), is listed in
Tab. 4.
k 0.5 0.7 1 2 5 10 20 40 ∞
αD 0.32 0.39 0.48 0.63 0.77 0.85 0.91 0.97 1
Tab. 4. Relationship between parameters k and αD calculated
from (32).
The optimal width of the MD transistor is determined
from a condition, that the voltage vout from Fig. 11 must
achieve the maximal allowable ripple voltage Vr during T/2
at the desired average value of the output voltage. The maxi-
mal output voltageVout,max is calculated from (32), into which
the concrete values are substituted for input voltage V2,
vc∞ = V0F |V2=Vout,av+Vrmax/2+VDD . (33)
Of course, the specified amplitude of the AC voltage
value vr(t) depends on both the external load RL, CL and
on the equivalent internal pump impedance including Rpump,
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where pump capacitance may be neglected, provided CL 
Cpump and α ≥
Vrmax
vc∞−vc0
with the minimal value of the average
voltage Vout,av. However, parameter αD should be chosen, so
that the load capacitor was charged by the large current all
along of the active interval. Consequently, the transistor is
fully switched on (vgs  vTH, strong inversion) and the load
voltage is the approximately linear function of time. Re-
sults from Tab. 4 show that significant voltage change meets
this assumption for α, which no exceeding the value about
0.7. Otherwise, the width quickly grows with α → 1 despite
the improvement of dynamic properties. An example of the
width calculation vs. α parameter is shown in Tab. 5.
Parameters
L = 5µm, βD = 135AV−2m−1,VDD = 1V,
Vout,av = 3.3V, Vrmax = 50mV, CL = 20 pF, T = 100 ns
α[−] 0.1 0.2 0.4 0.6 0.8 0.9 1
WMD [µm] 5 11 30 68 182 411 ∞
Tab. 5. Width of the MDi transistor vs. α parameter.
6. Experimental Part
The real circuits properties were simulated
in the professional environment ELDO Spice,
Design Architect-IC v2008.2_16.4. All assertions from the
previous parts were be verified in the three-stages charge
pump including the real models of all the components.
Parameter Value
Temperature ϑ 24◦ C
Number of stages N 3
Supply voltage VDD 1.5V
Main capacitance C 40 pF
Load ressistance RL 200 kΩ
Load capacitance CL 20 pF
Threshold voltage of the VTH0N 0.35V
hvt NMOS and PMOS at 0V VTH0P  0.33V
Channel length of N(P)MOS L 5µm




Tab. 6. Simulation parameters.
The HVT MOS transistors BSIM 4.2.0 were used that are
available in the library MGC Design Kit. The various types
of MOSFETs, MSi, MNi , MPi and MDi are the same sized in
each the pump stage. Simulation parameters (unless noticed
otherwise) are specified in Tab. 6.
Firstly, the equation validity expressing the optimal
pointWs/Ls (Fig. 13) will be tested via the comparison of the
calculated functional values Vc = vCF + vCR |t=T/2 from (16),
(21) and the pump output voltage value Vout,av dependending
on the ratio Ws/Ls. The optimal width calculated from sim-
plified (31) is listed in the last line. Setting of the voltages
V1, V2 and source-bulk bias voltage of the N/PMOS for the
calculation must first be resolved.
Fig. 13. Pump output voltage vs. the ratioWs/Ls.
Starting from the fact, that the maximal output voltage value
with a change of the circuit parameters (clock frequency,
main capacitances, etc.) is achieved, just when the voltage
gain of the first pump stage is maximal (it decreases with
increasing the number of stages). In accordance to situa-
tion in Fig. 1, power supplies of the pump stage (Fig. 2) are
V2 = VDD, V1 = 2VDD. The bulk of the NMOS is connected
to ground (VSBN = VDD) and bulk of the PMOS is selected
so that the inverter switching point was the maximum (at the
constant setting of the inverter transistors sizing). Using the
definition VSP [12], [15], then VBSP = 0 (in the last pump
stage). As a consequence, the worst case of the VSP voltage,
labeled VSPmax in the N-stages pump is taken into account.
Then, general formula of the VSPmax
(




VSPmax = VSP |V2=VDD,V1=2VDD,VSBN=VDD,VBSP=0.
vc∞ = 2V2 = 3V, Vc (0) = VSPmax = 2.41V
T = 50 ns T = 100 ns T = 200 ns
Ws
Ls
[−] Vc[V ] Vout,av[V ] Vc[V ] Vout,av[V ] Vc[V ] Vout,av[V ]
0.5 2.39 2.36 2.42 2.05 2.49 2.15
1 2.42 2.4 2.48 2.22 2.59 2.27
2 2.49 2.46 2.60 2.43 2.75 2.55
5 2.64 2.64 2.81 2.88 2.99 2.99
8 2.76 2.78 2.94 3.04 3.06 3.09
10 2.81 2.82 2.99 3.07 3.07 3.1
15 2.92 2.85 3.05 3.05 3.05 3.06
20 2.98 2.82 3.07 2.92 3.04 2.98
50 3.06 2.47 3.02 2.5 3.01 2.5
100 3.02 2.14 3.01 1.96 3.01 1.96
200 3.01 2.0 3.0 1.4 3.0 1.42
400 3.0 1.85 3.0 1.21 3.0 1.19
800 3.0 1.72 3.0 1.15 3.0 1.097
WMSopt [µm] 43.8 21.9 10.9
Tab. 7. Simulation results.
Example calculation of the switch transistor width for
practical design will be shown in the following part. The
charge pump parameters from Tab. 6 will be considered and:
T = 100 ns,VBn = 0, VBp = 0. Channel length is same for all
the transistors.
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Fig. 14. Pump output voltage vs. the ratioWD/LD.
• the maximal inverter switching point [5] at appropriate
bias voltage values V2 = VDD =
= VSBN = 1.5V, V1 = 2VDD = 3V and VBSP = 0 is
VSPmax = 2.41V
• α factor is written as α = V2VSPmax =
1.5V
2.41V = 0.62 [−],
• corresponding coefficient alpha deteremined based on
the data from Tab. 3 is k ≈ 1 [−],
• The drain current value in the specicific technology pro-
cess and for unity width is
ÎSR = ÎDsat0 |VGS=V1−V2=1.5V,VSB=V2=1.5V ≈ 34 A/m,
for VIL > V2 + VDSsatMs ,







2 · 1 · 40 pF · (2.41 − 1.5) V
100 ns · 34A/m
≈ 21.9µm.
The results correspond with data from Tab. 6. They
show that the pump output voltage is maximal (bold) if the
time response characteristic of the pump stage at time T/2
does not exceed the value Vmax, as it is shown in Fig. 9. The
optimal width WMs must be less than the calculated value
from (30), (31), otherwise, the pumping losses cause the dis-
continuous decrease of the output voltage due to the opening
the feedback of the system (the condition 1 is not satisfied). It
is a critical parameter from the view of the design process.
Conversely, the voltage gain is not changed in a wide
ratio range WD/LD of the diode transistor, as it is shown in
Fig. 14.
7. Conclusion
Guidelines on the design of the switch and "diode" tran-
sistors for the cross-coupled charge pump architecture with-
out using long-time iteration process was presented in this
paper. The symbolic description was used for calculation.
The equivalent channel MOSFETs resistance was designed,
so that the voltage gain and power efficiency were maxi-
mal. Analytical formulas are including the extreme values of
circuit bias voltages to achieve satisfactory results in N-stage
architecture, in which these types of the transistors have same
dimensions in each of the stages. All the results were verified
by the professional simulation software ELDO.
The switch and diode MOSFETs channel length was
determined based on the critical electrical field in struc-
ture (breakdown voltage and maximal Drain-source voltage),
see (2). The width of the switch and "diode" transistor were
determined based on the analytical expression of the time re-
sponse characteristics of the pump stage as an analog block.
Switch transistors width, see (30), (31), was found using the
criteria of the maximal difference between forward/charge
and reverse/discharge current during the period of the clock
signal. The ratio Ws/Ls, in which the sum of the time char-
acteristics (reverse+forward) of the pump stage achieve the
maximum value was compared with results fort three-stage
pump, see Tab. 7. Compliance between both of the values
is obvious. Simulation results show that switch resistance
cannot be very small because increasing the ratio W/L, the
reverse switch current decreases pump efficiency. This ratio
can be less than one at the extreme values of input parameters
(power supply, clock frequency). Exceeding the critical value
of the reverse current, the pump output voltage is discontinu-
ously decreased (see Fig. 13) because the basic condition (1)
is not valid. This is an important practical result.
An estimation of the minimal width of the diode transis-
tors WD, see (35), is possible to determine from the require-
ments on the output load current and the output ripple voltage.
Static and dynamic properties of the pump are quite stable
over a wide range of the ratio WD/LD, see Fig. 14. Reverse
current through the diode transistor is practically zero.
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